

Day : Tuesday  
Date: 8/8/2006  
Time: 06:56:58

# PALM INTRANET

## Inventor Name Search Result

Your Search was:

Last Name = WISOR

First Name = MICHAEL

Application#	Patent#	Status	Date Filed	Title	Inventor Name
<a href="#">08650523</a>	<a href="#">5920891</a>	150	05/20/1996	ARCHITECTURE AND METHOD FOR CONTROLLING A CACHE MEMORY	WISOR, MICHAEL
<a href="#">08960819</a>	<a href="#">5964859</a>	150	10/30/1997	ALLOCATABLE POST AND PREFETCH BUFFERS FOR BUS BRIDGES	WISOR, MICHAEL
<a href="#">09135065</a>	<a href="#">6247146</a>	150	08/17/1998	METHOD FOR VERIFYING BRANCH TRACE HISTORY BUFFER INFORMATION	WISOR, MICHAEL
<a href="#">09135493</a>	<a href="#">6173395</a>	150	08/17/1998	MECHANISM TO DETERMINE ACTUAL CODE EXECUTION FLOW IN A COMPUTER	WISOR, MICHAEL
<a href="#">09137572</a>	<a href="#">6430705</a>	150	08/21/1998	METHOD FOR UTILIZING VIRTUAL HARDWARE DESCRIPTIONS TO ALLOW FOR MULTI-PROCESSOR DEBUGGING IN ENVIRONMENTS USING VARYING PROCESSOR REVISION LEVELS	WISOR, MICHAEL
<a href="#">09137610</a>	<a href="#">6128727</a>	250	08/21/1998	SELF MODIFYING CODE TO TEST ALL POSSIBLE ADDRESSING MODES	WISOR, MICHAEL
<a href="#">09639390</a>	<a href="#">6336212</a>	250	08/15/2000	Self modifying code to test all possible addressing modes	WISOR, MICHAEL
<a href="#">08649536</a>	<a href="#">5790871</a>	150	05/17/1996	SYSTEM AND METHOD FOR TESTING AND DEBUGGING A MULTIPROCESSING INTERRUPT CONTROLLER	WISOR, MICHAEL T
<a href="#">10756551</a>	Not Issued	30	01/13/2004	Hardware initialization method that is independent of boot code architecture	WISOR, MICHAEL T.
<a href="#">10968414</a>	Not Issued	61	10/19/2004	Non-volatile memory system having a programmably selectable boot code section size	WISOR, MICHAEL T.
<a href="#">08156888</a>	Not Issued	166	11/23/1993	POWER MANAGEMENT CONTROL TECHNIQUE FOR TIMER TICK ACTIVITY WITHIN AN INTERRUPT DRIVEN COMPUTER SYSTEM	WISOR, MICHAEL T.
<a href="#">08160930</a>	<a href="#">5442794</a>	150	12/01/1993	DISABLE TECHNIQUE EMPLOYED DURING LOW BATTERY	WISOR, MICHAEL T.

				CONDITIONS WITHIN A PORTABLE COMPUTER SYSTEM	
<u>08190279</u>	<u>5504910</u>	150	02/02/1994	POWER MANAGEMENT UNIT INCLUDING SOFTWARE CONFIGURABLE STATE REGISTER AND TIME-OUT COUNTERS FOR PROTECTING AGAINST MISBEHAVED SOFTWARE	WISOR, MICHAEL T.
<u>08190285</u>	<u>5671424</u>	150	02/02/1994	IMMEDIATE SYSTEM MANAGEMENT INTERRUPT SOURCE WITH ASSOCIATED REASON REGISTER	WISOR, MICHAEL T.
<u>08190292</u>	<u>5511203</u>	150	02/02/1994	POWER MANAGEMENT SYSTEM DISTINGUISHING BETWEEN PRIMARY AND SECONDARY SYSTEM ACTIVITY	WISOR, MICHAEL T.
<u>08190597</u>	Not Issued	166	02/02/1994	SYSTEM MANAGEMENT INTERRUPT SOURCE INCLUDING A PROGRAMMABLE COUNTER AND POWER MANAGEMENT SYSTEM EMPLOYING THE SAME	WISOR, MICHAEL T.
<u>08223643</u>	Not Issued	166	04/06/1994	FAIL-SAFE COMMUNICATIONS ABORT MECHANISM FOR PARALLEL PORTS	WISOR, MICHAEL T.
<u>08223770</u>	<u>6021498</u>	150	04/06/1994	POWER MANAGEMENT UNIT INCLUDING A PROGRAMMABLE INDEX REGISTER FOR ACCESSING CONFIGURATION REGISTERS	WISOR, MICHAEL T.
<u>08247092</u>	<u>5422862</u>	150	05/20/1994	COMPUTER SYSTEM EMPLOYING AN IMPROVED REAL TIME CLOCK ALARM	WISOR, MICHAEL T.
<u>08308151</u>	<u>5678065</u>	150	09/19/1994	COMPUTER SYSTEM EMPLOYING AN ENABLE LINE FOR SELECTIVELY ADJUSTING A PERIPHERAL BUS CLOCK FREQUENCY	WISOR, MICHAEL T.
<u>08308596</u>	<u>5625807</u>	150	09/19/1994	SYSTEM AND METHOD FOR ENABLING AND DISABLING A CLOCK RUN FUNCTION TO CONTROL A PERIPHERAL BUS CLOCK SIGNAL	WISOR, MICHAEL T.
<u>08410217</u>	<u>5606662</u>	150	03/24/1995	AUTO DRAM PARITY ENABLE/DISABLE MECHANISM	WISOR, MICHAEL T.
<u>08454613</u>	Not Issued	166	05/31/1995	SYSTEM AND METHOD FOR PATCHING MICROCODE DURING THE DEBUGGING OF A PROCESSOR	WISOR, MICHAEL T.
<u>08455508</u>	Not Issued	161	05/31/1995	INTERNAL STATE DUMP MECHANISM FOR SAVING PROCESSOR VALUES DURING SYSTEM TESTING	WISOR, MICHAEL T.
<u>08554396</u>	<u>5606713</u>	150	11/06/1995	SYSTEM MANAGEMENT INTERRUPT	WISOR, MICHAEL T.

				SOURCE INCLUDING A PROGRAMMABLE COUNTER AND POWER MANAGEMENT SYSTEM EMPLOYING THE SAME	
<u>08623020</u>	<u>5790783</u>	150	03/28/1996	METHOD AND APPARATUS FOR UPGRADING THE SOFTWARE LOCK OF MICROPROCESSOR	WISOR, MICHAEL T.
<u>08623021</u>	<u>5790663</u>	150	03/28/1996	METHOD AND APPARATUS FOR SOFTWARE ACCESS TO A MICROPROCESSOR SERIAL NUMBER	WISOR, MICHAEL T.
<u>08623022</u>	<u>5933620</u>	150	03/28/1996	METHOD AND APPARATUS FOR SERIALIZING MICROPROCESSOR IDENTIFICATION NUMBERS	WISOR, MICHAEL T.
<u>08623024</u>	<u>5774544</u>	150	03/28/1996	METHOD AND APPARATUS FOR ENCRYPTING AND DECRYPTING MICROPROCESSOR SERIAL NUMBERS	WISOR, MICHAEL T.
<u>08627878</u>	<u>5768499</u>	150	04/03/1996	METHOD AND APPARATUS FOR DYNAMICALLY DISPLAYING AND CAUSING THE EXECUTION OF SOFTWARE DIAGNOSTIC/TEST PROGRAMS FOR THE SILICON VALIDATION OF MICROPROCESSORS	WISOR, MICHAEL T.
<u>08649537</u>	<u>5799203</u>	150	05/17/1996	A SYSTEM FOR RECEIVING PERIPHERAL DEVICE CAPABILITY INFORMATION AND SELECTIVELY DISABLING CORRESPONDING PROCESSING UNIT FUNCTION WHEN THE DEVICE FAILING TO SUPPORT SUCH FUNCTION	WISOR, MICHAEL T.
<u>08649538</u>	<u>5946497</u>	150	05/17/1996	SYSTEM AND METHOD FOR PROVIDING MICROPROCESSOR SERIALIZATION USING PROGRAMMABLE FUSES	WISOR, MICHAEL T.
<u>08657524</u>	Not Issued	166	06/03/1996	SYSTEM AND METHOD FOR PATCHING MICROCODE DURING THE DEBUGGING OF A PROCESSOR	WISOR, MICHAEL T.
<u>08687901</u>	Not Issued	161	07/29/1996	METHOD TO PROVIDE A CLOCK SPEED LIMITER TO SET MAXIMUM PROCESSOR CLOCK	WISOR, MICHAEL T.
<u>08700129</u>	<u>5664205</u>	150	08/20/1996	POWER MANAGEMENT CONTROL TECHNIQUE FOR TIMER TICK ACTIVITY WITHIN AN INTERRUPT DRIVEN COMPUTER SYSTEM	WISOR, MICHAEL T.
<u>08712867</u>	<u>5862366</u>	150	09/12/1996	SYSTEM AND METHOD FOR SIMULATING A MULTIPROCESSOR ENVIRONMENT FOR TESTING A MULTIPROCESSING INTERRUPT	WISOR, MICHAEL T.

				CONTROLLER	
<u>08727287</u>	<u>5666559</u>	150	10/09/1996	FAIL-SAFE COMMUNICATION ABORT MECHANISM FOR PARALLEL PORTS WITH SELECTABLE NMI OR PARALLEL PORT INTERRUPT	WISOR, MICHAEL T.
<u>08813182</u>	Not Issued	161	03/08/1997	MECHANISM TO SET PROCESSOR SPECIFIC PERFORMANCE RATING INFORMATION	WISOR, MICHAEL T.
<u>08863805</u>	Not Issued	161	05/27/1997	SYSTEM AND METHOD FOR PATCHING MICROCODE DURING THE DEBUGGING OF A PROCESSOR	WISOR, MICHAEL T.
<u>08868797</u>	<u>5815734</u>	150	06/04/1997	A SYSTEM AND METHOD FOR RECONFIGURING CONFIGURATION REGISTERS OF A PCI BUS DEVICE IN RESPONSE TO A CHANGE IN CLOCK SIGNAL FREQUENCY	WISOR, MICHAEL T.
<u>08962361</u>	<u>5974510</u>	250	10/31/1997	METHOD FOR TESTING THE NON- CACHEABLE REGION FUNCTIONING OF A CACHE MEMORY CONTROLLER	WISOR, MICHAEL T.
<u>08974970</u>	<u>6076160</u>	150	11/20/1997	HARDWARE-BASED SYSTEM FOR ENABLING DATA TRANSFERS BETWEEN A CPU AND CHIP SET LOGIC OF A COMPUTER SYSTEM ON BOTH EDGES OF BUS CLOCK SIGNAL	WISOR, MICHAEL T.
<u>08974971</u>	<u>6823435</u>	150	11/20/1997	NON-VOLATILE MEMORY SYSTEM HAVING A PROGRAMMABLY SELECTABLE BOOT CODE SECTION SIZE	WISOR, MICHAEL T.
<u>08976303</u>	<u>5999476</u>	150	11/21/1997	BIOS MEMORY AND MULTIMEDIA DATA STORAGE COMBINATION	WISOR, MICHAEL T.

Inventor Search Completed: No Records to Display.

Search Another: Inventor
 

Last Name	First Name
WISOR	MICHAEL

To go back use Back button on your browser toolbar.

Back to [PALM](#) | [ASSIGNMENT](#) | [OASIS](#) | [Home page](#)